Εικόνα εξωφύλλου από Amazon
Εξώφυλλο από Amazon.com
Κανονική προβολή Προβολή MARC Προβολή ISBD

Digital system clocking : high performance and low-power aspects / Vojin G. Oklobdzija ... [et al.].

Συντελεστής(ές): Τύπος υλικού: ΚείμενοΚείμενοΛεπτομέρειες δημοσίευσης: New York ; Hoboken : IEEE ; John Wiley, c2003.Περιγραφή: xv, 245 σ. : εικ. ; 24 εκISBN:
  • 047127447X
Θέμα(τα): Ταξινόμηση DDC:
  • 621.381 5 21
Ελλιπή περιεχόμενα:
Preface Chapter 1 : Introduction 1.1 Clocking in Synchronous Systems 1.2 System Clock Design 1.3 Timing Parameters 1.4 Clock Signal Distribution Chapter 2 : Theory of Clocked Storage Elements 2.1 Latch-Based Clocked Storage Elements 2.2. Flip-Flop Chapter 3 : Timing and Energy Parameters 3.1 Timing Parameters 3.2 Energy Parameters 3.3 Interface with Clock Network and Combinational Logic Chapter 4 : Pipelining and Timing Analysis 4.1 Analysis of System that Uses a Flip-Flop 4.2 Analysis of a System that Uses a Single Latch 4.3 Analysis of a System with a Two - Phase Clock 4.4 Analysis of a System with a Sihgle -Phase Clock and Dual-Edge-Triggered Storage Elements Chapter 5 : High-Performance System Issues 5.1 Absorbing Clock Uncertainties 5.2 Time Borrowing 5.3 Time Borrowing and Clock Uncertainty Chapter 6 : Low-Energy System Issues 6.1 Low-Swing Circuit Techniques 6.2 Clock Gating 6.3 Dual -Edge Triggering 6.4 Glitch Robust Design Chapter 7 : Simulation Techniques 7.1 Simulation Techniques 7.2 Environment Setup 7.3 Appendix Chapter 8 : State -of-the Art Clocked Storage Elements in CMOS Technology 8.1 Master - Slave Latch Examples 8.2 Flip-Flop Examples 8.3 Clocked Storage Elements with Local Clock Gating 8.4 Low-Swing Clock Storage Elements 8.5 Dual-Edge-Triggered Clocked Storage Elements 8.6 Summary Chapter 9 : Microprocessors Examples 9.1 Clocking for Intel Microprocessors 9.2 Sun Microsystems Ultrasparc - III Clocking 9.3 Alpha Clocking : A Historical Overview 9.4 Clocked Storage Elements in IBM Processors References Index
Αντίτυπα
Τύπος τεκμηρίου Τρέχουσα βιβλιοθήκη Συλλογή Ταξιθετικός αριθμός Αριθμός αντιτύπου Κατάσταση Ημερομηνία λήξης Ραβδοκώδικας
Book [21] Book [21] ΒΚΠ - Πατρα Αποθήκη 2.1 Non-fiction 621.381 5 DIG (Περιήγηση στο ράφι(Άνοιγμα παρακάτω)) 1 Διαθέσιμο 025000281079

Περιλαμβάνει βιβλιογραφικές παραπομπές και ευρετήριο.

Preface Chapter 1 : Introduction 1.1 Clocking in Synchronous Systems 1.2 System Clock Design 1.3 Timing Parameters 1.4 Clock Signal Distribution Chapter 2 : Theory of Clocked Storage Elements 2.1 Latch-Based Clocked Storage Elements 2.2. Flip-Flop Chapter 3 : Timing and Energy Parameters 3.1 Timing Parameters 3.2 Energy Parameters 3.3 Interface with Clock Network and Combinational Logic Chapter 4 : Pipelining and Timing Analysis 4.1 Analysis of System that Uses a Flip-Flop 4.2 Analysis of a System that Uses a Single Latch 4.3 Analysis of a System with a Two - Phase Clock 4.4 Analysis of a System with a Sihgle -Phase Clock and Dual-Edge-Triggered Storage Elements Chapter 5 : High-Performance System Issues 5.1 Absorbing Clock Uncertainties 5.2 Time Borrowing 5.3 Time Borrowing and Clock Uncertainty Chapter 6 : Low-Energy System Issues 6.1 Low-Swing Circuit Techniques 6.2 Clock Gating 6.3 Dual -Edge Triggering 6.4 Glitch Robust Design Chapter 7 : Simulation Techniques 7.1 Simulation Techniques 7.2 Environment Setup 7.3 Appendix Chapter 8 : State -of-the Art Clocked Storage Elements in CMOS Technology 8.1 Master - Slave Latch Examples 8.2 Flip-Flop Examples 8.3 Clocked Storage Elements with Local Clock Gating 8.4 Low-Swing Clock Storage Elements 8.5 Dual-Edge-Triggered Clocked Storage Elements 8.6 Summary Chapter 9 : Microprocessors Examples 9.1 Clocking for Intel Microprocessors 9.2 Sun Microsystems Ultrasparc - III Clocking 9.3 Alpha Clocking : A Historical Overview 9.4 Clocked Storage Elements in IBM Processors References Index

Πανεπιστήμιο Πατρών, Βιβλιοθήκη & Κέντρο Πληροφόρησης, 265 04, Πάτρα
Τηλ: 2610969621, Φόρμα επικοινωνίας
Εικονίδιο Facebook Εικονίδιο Twitter Εικονίδιο Soundcloud