CMOS IC layout [electronic resource] concepts, methodologies, and tools Dan Clein; technical contributor, Gregg Shimokura
Τύπος υλικού: ΚείμενοΓλώσσα: Αγγλικά Λεπτομέρειες δημοσίευσης: Boston Newnes c2000Περιγραφή: xix, 261 σ. εικ. 26 εκ. + 1 computer optical disc (4 3/4 in.)ISBN:- 9780750671941
- 0750671947
- 621.39/732 22
- TK7871.99.M44 C485 2000eb
Τύπος τεκμηρίου | Τρέχουσα βιβλιοθήκη | Ταξιθετικός αριθμός | Κατάσταση | Ημερομηνία λήξης | Ραβδοκώδικας |
---|---|---|---|---|---|
Electronic Resource | ΒΚΠ - Πατρα | 621.39/732 CLE (Περιήγηση στο ράφι(Άνοιγμα παρακάτω)) | Διαθέσιμο |
Browsing ΒΚΠ - Πατρα shelves Κλείσιμο περιήγησης ραφιού(Απόκρυψη περιήγησης ραφιών)
Η εικόνα εξωφύλλου δεν είναι διαθέσιμη | Η εικόνα εξωφύλλου δεν είναι διαθέσιμη | |||||||
621.39/5 OP Op Amp applications handbook | 621.39/5 TER Op Amps design, applications, and troubleshooting | 621.39/5 TIN Engineering digital design | 621.39/732 CLE CMOS IC layout concepts, methodologies, and tools | 621.39/81 FIS Newnes interfacing companion | 621.39 ASM Computers in engineering 1990 | 621.39 ASM Computers in engineering 1990 |
Περιέχει ευρετήριο
Introduction; Background; Layout Design; Specific Layout Design Flows; Advanced Techniques for specialized building block layout design; Advanced techniques for Building Block Interconnect Layout Design; Layout Design techniques to address Electrical characteristics; Layout considerations due to process requirements; Layout design techniques in an uncertain environment; Layout CAD Tools
This book includes basic methodologies, review of basic electrical rules and how they apply, design rules, IC planning, detailed checklists for design review, specific layout design flows, specialized block design, interconnect design, and also additional information on design limitations due to production requirements. *Practical, hands-on approach to CMOS layout theory and design *Offers engineers and technicians the training materials they need to stay current in circuit design technology. *Covers manufacturing processes and their effect on layout and design decisions